JLPEA | Free Full-Text | A New Multi-Bit Flip-Flop Merging Mechanism for Power Consumption Reduction in the Physical Implementation Stage of ICs Conception | HTML
PDF] Design and Algorithm for Clock Gating and Flip-flop Co-optimization | Semantic Scholar