PDF) Symmetry Measure for Memory Test and Its Application in BIST Optimization
PDF) On the Generation of Functional Test Programs for the Cache Replacement Logic
PDF) Concurrent Self-Test with Partially Specified Patterns For Low Test Latency and Overhead
PDF) Efficient Test Compaction for Pseudo-Random Testing
PDF) A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
PDF) On the generation of pseudo-deterministic two-patterns test sequence with LFSRs.
PDF) An adaptive BIST to detect multiple stuck-open faults in CMOS circuits
PDF) Test pattern generation based on arithmetic operations
PDF) A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
NiDS2022 (Novel & Intelligent Digital Systems) - ATHENS
Education and Information Technologies | Home
PDF) New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults
PDF) A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
PDF) A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences
PDF) Pseudorandom, Weighted Random and Pseudoexhaustive Test Patterns Generated in Universal Cellular Automata
Latest Award Winners
PDF) A domain-specific approach for software development on Manycore platforms
PDF) Test Embedding with Discrete Logarithms
PDF) Detection of Delay Faults in Memory Address Decoders
PDF) Detection of Delay Faults in Memory Address Decoders
Education and Information Technologies | Home
ERCIM News 96 by Peter Kunz - Issuu
PDF) A Closed-Loop Approach for Improving the Wellness of Low-Income Elders at Home Using Game Consoles
